8-bit 20 MSPS RGB 3-Channel D/A Converter

Description


The CXD2304R is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 3 channels of R, G and B. It is suitable for use of digital TV, graphic display, and others.

Features

- Resolution 8-bit
- Maximum conversion speed 20 MSPS
- RGB 3-channel input/output
- Differential linearity error ±0.5 LSB
- Low power consumption 50 mW (330 Ω load at 1.2 Vp-p output)
- Single 3.3 V power supply
- Low glitch noise
- Stand-by function

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings (Ta=25 °C)

- Supply voltage AVDD, DVDD 7 V
- Input voltage (All pins)

VIN VDD+0.5 to Vss-0.5 V

Output current (Every each channel)

IOUT 0 to 15 mA

• Storage temperature Tstg -55 to +150 °C

Recommended Operating Conditions

• Supply voltage AVDD, AVss 3.0 to 3.6 V

DV_{DD}, DVss 3.0 to 3.6

• Reference input voltage

VREF 1.2 V


· Clock pulse width

TPW1, TPW0 22.5 ns (min.) to 1.1 µs (max.)


Operating temperature

Topr -40 to +85 °C

Block Diagram



Pin Configuration



Pin Description and I/O Pins Equivalent Circuit

Pin No.	Symbol	I/O	Equivalent circuit	Description		
1 to 8	R0 to R7		o DVbb	Digital input		
9 to 16	G0 to G7	l	1 to W	R0 (LSB) to R7 (MSB) G0 (LSB) to G7 (MSB) B0 (LSB) to B7 (MSB)		
17 to 24	B0 to B7		DVss	DO (LOD) to D1 (MOD)		
25	BLK	I	DVDD W DVss	Blanking input. No signal at "H" (Output 0 V). Output condition at "L".		
32	VB	ō	DVDD O DVDD O DVDD O DVSS O	Connect a capacitor of about 0.1 µF.		

Pin No.	Symbol	I/O	Equivalent circuit	Description		
27	RCK		o DVdd			
28	GCK	I	27	Clock input.		
29	вск		DVss			
30, 31	DVss	_		Digital GND		
33	AVss	_		Analog GND		
26	CE	I	DVDD W DVss	Chip enable input. No signal (Output 0 V) at "H" and minimizes power consumption.		
35	IREF	ō	AVDD O AVDD	Reference current output. Connect a resistance 16 times "Rir" that of output resistance value "Rout".		
34	VREF	I	AVDD AVSS AVDD AVSS AVDD	Reference voltage output. Set full scale output value.		
42	VG	Ō	AVss	Connect a capacitor of about 0.1 µF.		
43 to 46	AVDD	_		Analog VDD		

Pin No.	Symbol	I/O	Equivalent circuit	Description
37	RO			
39	GO		AVDD O	Current output. Voltage output can be obtained by connecting a resistance.
41	во	0	39 41 AVss	
36	RO		AVDD 0 36 38	
38	GO		AVss o	Inverted current output. Normally dropped to analog GND.
40	ВО			
47, 48	DVpp	_		Digital V _{DD}


Electrical Characteristics (Fclk=20 MHz, AVdd=DVdd=3.3 V, Rout=330 Ω , Vref=1.2 V, Rir=5.1 k Ω , Ta=25 °C)

Item	Symbol	Measurement condition	ns	Min.	Тур.	Max.	Unit	
Resolution	n				8		bit	
Conversion speed	Conversion speed FCLK AVDD=DVDD=3.0 to 3.6 V Ta=-40 to 85 °C		0.5		20	MSPS		
Integral non-linearity error	EL	- Endpoint		-2.5		2.5	LSB	
Differential non-linearity error	Eb			-0.5		0.5	LSB	
Output full-scale voltage	VFS			1.12	1.24	1.36	V	
Output full-scale ratio *1	Fsr			0	1.5	3.0	%	
Output full-scale current	IFS				3.8		mA	
Output offset voltage	Vos	When "00000000" data inp	put			1	mV	
Glitch energy	GE				150		pV-s	
Crosstalk	CT	When 1 kHz sine wave inp	out		53		dB	
Supply current	IDD	When 14.3 MHz color CE	= "L"		15	18	mA	
Supply current	Іѕтв	bar data input CE	= "H"			1.2	- IIIA	
Analog input resistance	Rin	VREF		1			MΩ	
Input capacitance	Сі					9	pF	
Digital input voltage	ViH	AVDD=DVDD=3.0 to 3.6 V		2.5			V	
Digital iriput voltage	VIL	Ta=-20 to +75 °C				0.5	V	
Digital input current	Іін	AVDD=DVDD=3.0 to 3.6 V		-5		5		
Digital input current	Iı∟	Ta=-20 to +75 °C		_5			μA	
Setup time	ts			7			ns	
Hold time	th			3			ns	
Propagation delay time	tpD				20		ns	
CE enable time *2	t⊨	CE =H→L			4	8	ms	
CE disable time *2	to	CE=L→H			4	8	ms	


*1	Full-scale output ratio =	Full-scale voltage of channel		× 100 (%)
•	Full-scale output fatto =	Average of the full-scale voltage of the channels	-1	× 100 (76)


^{*2} When the external capacitors for the VG pins are 0.1 µF.


Electrical Characteristics Test Circuit Analog Input Resistance Digital Input Current Test Circuit




Maximum Conversion Velocity Test Circuit








Crosstalk Test Circuit




SONY CXD2304R


DC Characteristics Test Circuit



Propagation Delay Time Test Circuit



SNR Test Circuit




SNR: Different between primary

component and secondary distortion


<u>--9</u>--

Description of Operation Timing Chart



I/O Chart (when full scale output voltage at 1.2 V)

Input	code	Output voltage
MSB	LSB	
1 1 1 1	1111	1.2 V
1000	0000	0.6 V
0000	0 0 0 0	0 V



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Notes on Operation

How to select the output resistance

The CXD2304R is a D/A converter of the current output type. To obtain the output voltage connect the resistance to the current output pins R0, G0 and B0. For specifications we have;

Output full scale voltage VFs=1.12 to 1.36 [V]

Output full scale current IFS=3.8 [mA] (typ.)

Calculate the output resistance value from the relation of VFs=IFs \times Rout. Also, 16 times resistance of the output resistance Rout is connected to reference current pin IREF. In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute.

Here please note that VFS becomes

VFS=VREF × 16ROUT/RIR.

VREF is the voltage set at the reference voltage pin VREF and Rout is the resistance connected to the current output pins RO, GO and BO while RIR is connected to IREF pin.

Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time (ts) and hold time (th) as stipulated in the Electrical Characteristics.

· Power supply and ground

To reduce noise effects separate analog and digital systems in the device periphery. For power supply pins, both digital and analog, bypass respective grounds by using a ceramic capacitor of about 0.1 μ F, as close as possible to the pin.

Latch up

Digital power supply and analog power supply have to be common at the PCB power supply source. This is to prevent latch up due to voltage difference between AVDD and DVDD pins when power supply is turned ON.

• RO, GO and BO pins

The RO, GO and BO pins are the inverted current output pins described in the Pin Description. The sums shown below become the constant value for any input data.

- a) The sum of the currents output form RO and RO
- b) The sum of the currents output form GO and GO
- c) The sum of the currents output form BO and BO

However, the performances such as the linearity error of the inverted current output pin output current is not quaranteed.

Output full-scale voltage


For the applications using the RGB signal, the color balance may be broken up when the no-adjusted output full-scale voltage is used.

Latch Up Prevention

The CXD2304R is a CMOS IC which required latch up precautions. Latch up is mainly generated by the lag in the voltage rising time of AVDD (Pins 43 to 46) and DVDD (Pins 47 and 48), when power supply is ON.


1. Correct usage

a. When analog and digital supplies are from different sources




b. When analog and digital supplies are from a common source


(i)



(ii)




- 2. Example when latch up easily occurs
- a. When analog and digital supplies are from different sources




b. When analog and digital supplies are from common source

(i)



(ii)



Example of Representative Characteristics

Fig. 3. Ambient temperature vs. Output full scale voltage




Fig. 5. Output resistance vs. Glitch energy




Fig. 2. SNR (Difference between primary component and secondary distortion)





Fig. 4. Output frequency vs. Power supply current




Reference measurement condition and description

- AVDD=3.3 V
- DVDD=3.3 V
- VREF=1.2 V
- RIR=5.1 k Ω (\approx 16 Rout in Fig. 5 only)
- Ta=25 °C (Except Fig. 3)
- Fig. 1, 2 Refer to the measurement circuit.
- Fig. 3 is input data=all 1
- Fig. 4 is input data=output of incremental counter.

Package Outline Unit: mm

48PIN LQFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	LQFP-48P-L01
EIAJ CODE	LQFP048-P-0707
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.2g